Loading…
AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.
io.neosyn/neosyn-fpga-mcp is an MCP server entry in ChatHome Skills, sourced from Official MCP Registry and scored 78/100. As a Model Context Protocol server, it exposes tools that MCP-compatible LLM clients such as Claude, Cursor, and Copilot can call directly, extending an agent's reach beyond its built-in capabilities. ChatHome Skills discovered this entry through its daily ingest of official registries and GitHub discovery queries, and re-verifies repository facts, freshness signals, and install metadata on every run. The quality score weighs official-registry presence, a working install command, license clarity, GitHub star trajectory, and repository freshness — the full formula is on the Sources page. The install command above is ready to copy. Review the last-pushed date and repository status before adding io.neosyn/neosyn-fpga-mcp to a production agent workflow; the snapshot facts below are point-in-time values from the most recent ingest.
uvx neosyn-fpga-mcp==1.4.0Review the upstream source before running this command.
{
"_meta": {
"io.modelcontextprotocol.registry/official": {
"status": "active",
"isLatest": true,
"updatedAt": "2026-09-30T08:45:02.4469Z",
"publishedAt": "2026-09-30T08:45:02.4469Z",
"statusChangedAt": "2026-09-30T08:45:02.4469Z"
}
},
"server": {
"name": "io.neosyn/neosyn-fpga-mcp",
"$schema": "https://static.modelcontextprotocol.io/schemas/2025-12-11/server.schema.json",
"version": "1.4.0",
"packages": [
{
"version": "1.4.0",
"transport": {
"type": "stdio"
},
"identifier": "neosyn-fpga-mcp",
"registryType": "pypi",
"environmentVariables": [
{
"name": "CG_JAR",
"format": "string",
"description": "Path to the C⏚ compiler jar (cg-language-server.jar). Download the prebuilt jar from the cg-compiler GitHub releases."
}
]
}
],
"repository": {
"url": "https://github.com/Neosyn-Logic/cg-agent-kit",
"source": "github"
},
"description": "AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL."
}
}